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ABSTRACT 
This report discusses NMOS, CMOS and Ga As devices.
Digital and analog circuits are described. Applications to
Communications Circuits are presented.
i
Introduction
In the 1940's and 1950's vacuum tubes were used
exclusively in the design of communications systems. Such
systems were relatively of low speed 'and dissipated significant
power. Size and weight were of great concern. In the 1950's
transistors started to be used as communications circuits and as
a result, digital communications became practical. Size, Weight
and power consumption dropped as did switching speed. In the
1970's these parameters were reduced once again as IC's became
popular.
Today, the latest form of IC, VLSI is being developed.
The VLSI system is smaller, faster, and dissipates less power per
communication device than any of its predecessors. This report
describes VLSI technology and applications to Communications.
1)
0e
	
1.0 MOS Integrated Circuits
The main characteristics of MOS transistors are reviewed
as they are related to digital and analog circuit design (1) (2].
The basic circuits are examined as well as some processing
technologies. Finally, state of the art applications are
r i
presented.
1.1 019ital MOS Integrated Circuits
1.1.1 MOSeDevice Characteristics
The basic structure of an N channel MOS transistor is
shown in Fig. 1 [3). It consists of1two n+ regions diffused or
Ion implanted in a P substrate. In circuit operation, the more
positive region is called the drain while the other is called a
source. The region between the source and drain is called the
channel. The conduction through this channel is controlled by
the voltage on the gate, which is either metal or polysilicon. A
thin layer of dielectric, usually silicon oxide, separates the
gate from the channel.
If the voltage of the source terminal is taken as a
reference, then VDS' VG  and V., are the voltages of the drain,
gate and substrate respectively. An applied positive VDS allows
electrons, when present in the channel, to drift from the source
to the drain causing I DS to flow from the drain to the source.
In enhancement-type NMOS, electrons are only present in the
channel if VGS is positive and larger than V T
 where VT
 is the
threshold voltage of the enhancemEe nt.-type device. An increase in
1E
' 2)
I
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VGS increases I DS . In depletion -type devices, electrons are
present in the channel even at It • 0. This is achieved by ion
implanting the surface channel with n-type material. An increase
in VGS increases I DS . However if VGS is negative and larger than
VT , where VT is the threshold voltage of the depletion-type
device, the channel is depleted and I DS is reduced to zero.
DC Characteristics
Figure 2 shows two important do characteristics of the
NMOS transistor. The drain current IDS is plotted as a function
of the drain voltage VDS for different values of VGS at a given
substrate bias VBB; also the drain current I DS is plotted as a
function of the gate voltage VGS at a given VBB'
Three regions of operation can be distinguished on the
IDS vs VDS 
characteristics
1) The off region where VGS < VT and IDS - 0. The value
of IDS in this region is much smaller than its value when VGS >
VT. Thus the transistor is considered off. However, the small
value of I DS in this region could affect the circuit performance
as in MOS dynamic memory circuits.
2) The nonsaturation region, where 	 ORIGINAL P„;-:
.r. ig
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VDS VGS - VT
I DS ` BI(VGS - VT ) VDS - 1/2 V2 0S1	 (1)
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1
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VDS 2 V CS - VT
IDS	 EVGG - VT'	 (Z)
where
0 =W Cox U sWK•
	
(3)
' J	 L _ °X L
W = width of the NOS channel
'	 L = length of the NOS channel
ox= permittivit, of the gate oxide
t	 = thickness of the gate oxide
trit
U	 average surface mobility of carriers
VT = threshold voltage	
e
ox
C = gate capacitance per unit area = t
bx•	ox
!	 E	 U
The conduction factor K' = tox	 is technology
ox
^: 3
dependent and is specified for a given MOS process. K' is a
function of temperature because of its dependency on U .
The geometrical ratio (W/L) is a circuit design
parameter. The minimal value of L is determined by the MOS
--` fabrication process. The minimal value of W is usually in the
order of the minimum value of L. increasing ( W/L) will increase
the drain current for a given set of operating voltages.
However, increasing W increases the gate area and the source and
the drain diffusion areas and consequently increases the value of
the capacitances assoc i ate'' Sri th the gate and with the
6)
cource-substrate and the drain-substrate junctions.
The threshold voltage VT is a function of the MOS
processing parameters and the substrate bias VBB . In general, it
is also a function of VDS'
Transient Characteristics
The transient performance of a MOS integrated circuit is
a function of the total capacitance at the output node. This
capacitance Cout is the summation of the parasitic output
capacitance CO and the input gate capacitances of the loading
stages CIN 13, 4, 5, 61.
Static NMOS Inverter
The NMOS inverter, shown in Fig 3(a), consists of an
enhancement type driver transistor and a load. The load is one
of the following: (1) a saturated enhancement-type NMOS device,
(Z) a nonsaturated enhancement- type MOS device. (3) a
depletion-type NMOS device, or (4) a polysilicon resistor. The
different loads are shown in Fig 3(a) (1). Figure 3(b) shows the
load lines of the above four loads superimposed on the I DS vs.
VDS of the driver. V  is the low voltage level representing
logical 1 0 1 and Vl is the high voltage level representing logical
0 1 1 . The intersection of the load line with the driver
characteristic for VGS - V IN - VO , gives VDS - VOUT - Vi'
Similarly, the intersection of the load line with the driver
characteristic for VAS - VIM - Vl , gives VDS - VOUT VO'
P.
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Saturated Enhancement-Type Load	 FOR QUALffy
This type of load was used In the early digital MOB
integrated circuits. This load device operates in the saturation
region when it conducts, since VDS >(V
r.S - VTL), where VTL is the
threshold voltage of the load device.
(a) When VIM a VO ' VO < VTD • the driver is off, I N  and
VOUT 
• 
V 	 VDD	 VTL' where VO and V 1 are defined in the
previcus section, I is shown in Fig. 3 0 and VTD is the threshold
voltage of the driver.
(b) When VIN a V1' V1 > VTD' the driver is operating in
the nonsaturated region (VDS< VCS YT), the load device is in
saturation nd I a 1  and VOUT = V0. 1  and VO are as follows
(1):
rK
I	 X 1 i)o e -^-2 -- V;	 (4a)
ID r $# ( ILI)D (V,-VTD)Vo(4b)
V	
IQ
o 
• X L 
(4+ - VTD! t5)
when Vout s V 	 pDC ' 6
Vout s Vs pDC IS VDD
where VDD a power supply voltage (typically • Sv).
Since Y1 a VDD - VTL , the saturated enhancement type MOB
load is said to introduce • thre#hold losses". Equation (S) shows
!) .
L'	 R
Io
 K' (L) (VGG - VTL) VDDL
K^ (L) (V1
	
TB .) Vo	 (7)D
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OF POOR OUALITY
1©
that VO is a function of the operating current I 0. V  can be
reduced (hence increasing the logic swing aad the noise margin
VN0 ) by increasing the ratio (W/L) D of the driver transistor.
This is shown mathematically by manipulating (4) to obtain:
(W/L)	 V
D	 1
(W	 (6)1	 LL 2
The threshold voltage V  of the inverter is 9VTD [1l.
The higher the ratio [(W/L)D/(W/L)L) is, the closer V  approaches
VTD
Nonsaturated Enhancement-type Load
This type of load operates in the nonsaturation region by
connecting its gate to VGG where VGG >(VDD + VTL ) as shown in
Fig. 3 (b) .
(a) When VIN a V0' VU <VTD' the driver is off, the load
is nonsaturated and VOUT V1 a VDD - VDS1load where VDS load is
the voltage drop across the load device. If the inverter is
driving only MOS gates, then VDS11oad "0 and V1 m VDD'
(b) When VIN a V 1' V 1 > VTD' the driver is operating in
the nonsaturation region, the load is nonsaturated and I a I0
where
f
The improved performance of this load, a higher V 1 and
i
unproved noise margins, is obtained at the expense of adding the
extra power supply VGG.
Depletion-type Load
This type of load is widely , used as loads in NMOS logic
circuits. It offers a voltage logic level V 1 s VDD and an
improved transient performance.
a) When VIN Of VO' VO< VTD , the driver is off, the load
is nonsaturated and:
VOUT = V  = VID - VDSI loadVDD
b)	 When VIN = V1' V 1 ' >VTD' the driver is operating in
the nonsaturation region, the load is saturated and I = IO,where
^(LW )LK	 s
I'
s K' L	 (V1 - VTD ) V 
D	 -
and Ip ^^	 (10)
Vo	 K , L (Vl .. VTD)
D
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Resistive Load
Polyresistors have been used in the design of NMOS static
memories. This type of load provides V 1 a VDD
a) When VIN	 V0, V014 VTD , the driver is off. and
VOUT V 1 VDD VLOAD " VDD
b) When VIN
	
V1' V l > VTD, the driver is operating in
the nonsaturation and I : I O where
VDD
Io	 R
K' (L)	 [(V1 - VTD) V° - h V° ')	 (11)
D
I
°	 (12)
V°	 K' (L) (V1 - VTD)
D
Transient Performance
The transient performance of a MOS inverter is a function
of [7) :
1. The discharging time tdis, which is the time taken by
the output node capacitance LOUT to discharge through the driver
transistor, from V 1 to V0 (Fig. 4).
2. The charging time t ch , which is the time taken by
COOT to charge, through the load from V0 to V1 (Fig. 4).
Expressions for t dis and tch are given in r1). Typical
values for tch and tdis, assuming VDD = 5v, VTD = 0.5v and K'
25tA/v21 are as follows:
1. tdis : 30 nsec for V 1	5, V  = .iv, Cout = 1 P and
(W/L) D = 1.
12)
k
fj
fir
13)
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2. For saturated enhancement-type load tch '0490 nsec for V1
VDD - VTL 5 - .7 = 4.3v, Vo = 9.1v, Cout = 1pf and (W/L)L
1
3. For nonsaturated enhancement-type load t ch = 259 ms (l),
for VGG = 6v, VTL = .7, V1 = 4.9v, V  = .lv, Cout = 1pF and
(W/L) L = 1 if VGG increases, tch will diminish.
4. For depletion-type load tch 11 62.7 ns for V1	5v, Vo =
9.1v VTL = -2.5v, Cout = 1pF and (/%/L) L = 1.
S. For resistive load tch = 2.2RL Cout' for V1 = ' 9V DD' VO
_ .1 VDD, Cout =	 1pf and R  = 1Rw tCh	 2.2ns.
Examining the equations in Ell shows that increasing the
size of the transistors, load and driving, improves t ch and tdis
respectively. However, by increasing the size of thesej
transistors their loading on previous stages and the output
capacitance COUT increases and the overall delay may not improve
NMOS Delay-Power TradgnffS
The average DC power consumption in a NMOS static
inverter is given by:
P	 PDC 1V=V  + PDC V=V0 0+ I VDCav1	 =	 o DD I V2	 o DD
where I O
 is the inverter do current when the output voltage is
_	
low. In addition to this compdbont of power dissipation, there
1
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15),
is a transient power component P t due to the switching of the
output node capacitance COOT'
I
where Vsw is tt.e logic swing and f is the switching frequency. If
s
s
is
	
tch (depletion-type load), the maximum switching frequency
fmaxe 1/tch . Thus, the total power dissipation at fmax is given
£,	 bz	 y
P	 Io VDD + Cott Vsw	 (14)
ch
The inverter average delay time TD is given by:
= tch + tdis s tch = Cout Vsw	 (15)
TD 	 2	 2	 2 1 
Thus, the delay-power product is given by:
T D P = 4 1  VDD Vsw + Cout Vsw s
(16)
= 3/4 C
out VDD
Therefore the delay-power product is proportional to C	 V sOUT DD.
1.1.2 Additional Circuit Configurations
Source followers and the push-pull driver are also used
in the design of N-MOS digital circuits. Source followers are
used to reduce the capacitive loading on a given node while push
£'	 pull drivers are used to drive high capacitive loads, e.g.,
i
16
off-chip loads. Figure S shows a static inverter and a push-pull
stage. Q l
 is the source follower transistor and it is isolating
node 2 from the loading capacitance LOUT' Ql and Q2 operate in
the push-pull mode to charge and discharge COOT' The push-pull
	
i
	
t-	
operation allows high charging and discharging currents resulting
	
t'
	 Ie low switching times.
NMOS transmission gates are used in the design of static
E
	 and dynamic NMOS digital circuits. It is a symmetrical switch
(( controlled by a voltage applied to its gate. Figure 6 shows a
NMOS transmission gate. If the controlling voltage on node 1 is
greater than VT , then nodes 2 and 3 are connected through the on
resistance of the NMOS device. If that voltage is less than VT
then the NMOS device is off and nodes 2 and 3 are separated by an
open circuit.
1.1.3 Static Logic Gates and Flip-Flops
Logic gates are realized by replacing the driver
t. transistor of the basic inverter with a number of MOS
transistors. If they are connected in series, a NAND gate
results. 'If the transistors are connected in parallel, a NOR
F	 gate results. Figure 7 shows a NAND gate, NOR gate and a more
complex logic gate realized with a series-parallel arrangement.
In designing MOS logic gates, one tries to obtain the
same do and transient performance as that of an inverter. In the
case of a NOR gate, a worse situation results if only one of the
parallel transistors is on at a g;i fQen time. Therefore the W/L of
17)
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the NOR gate drivers is taken to be the some as the (W/L) D of the
Inverter driver. In the case of a NAND gate, since the driver
transistors are connected in series, the (W/L) D of the NAND gate
drivers is taken to be n times (W/L) D of the inverter driver (n n
number of driver transistors). Consequently, NAND MOB logic
gates take more area than NOR gates. On the other hand the n
1
p`arallel driver transistors of the NOR gate contribute more
capacitance to the output node than a single driver. Therefore,
If the same transient performance as that of an inverter is
required the (W/L) of the load and the driver transistor of the
NOR gate has to be increased.
An NMOS static Flip-Flop is shown in Fig. 8. It consists
of two inverters connected back to back, and two access
transistors Q 3
 and 0 4 . The circuit has two storage states: (1)
VA
 is low, V  is high, Q 1 is on and Q 2 is off; (2) VA
 is high, VB
is low, Q 1 is off and Q 2 is on. The state of the flip-flop can
be changed by turning on the two access transistors (Q 3 and Q4)1
and applying the input and its complement as shown in Fig. B.
In order to minimize the do power dissipation of the
flip-flop, the load structures are chosen to have high value
resistances. The transient performance of the flip-flop is
determined by the internal node capacitances C 1
 and C 2 and the
charging and discharging currents. Most of these currents are
provided by the input currents by the input circuits through the
access transistors.
n.
0
Fiji
%%Pu w ►ur
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tl	 1.1.4 Dynamic M0B Circuits
In general, dynamic MOB circuits offers better
" S erformance consumes less power and occupies a smaller laP . utP P Y
area than static MOB circuits. However, dynamic circuits are
slpwer than the static circuits because of the extra time needed
Fri 	to "refresh" the dynamic circuits.
In dynamic MOB circuits, a master clock is used to
generate different timing clocks9	 9	 • which are used to control the
dynam L; operation of the circuit. These clocks are referred to
E
as mul tiphase clocks (n phase nm I. The simplest are 2 4 dynamic
circuits but 40 dynamic circuits are commonly used because of1
p:octical considerations (5, 91.
Two-Phase (21)) Circuits
Two 2 0Inverters connected in cascade are shown in rig
9a, (10). Each inverter consists of three transistors O lt 021
((	 and Q3 . Under the control of two nonoverlapping clocks m l and
i
0V as shown in the timing diagram of fig 9b, three basic
operations are performed:
1. Charging a capacitance (COOT) through a MOB
transistor (0 1 ) during a first time slot (precharge time:
91 active).
2. The capacitance C
out is discharged through the input
transistor 0 2 if the input to Q2 is "high" or the capacitance
COUT retain its charge if the input to Q 2 is "low".
3. The voltage level''an the capacitance COOT is
Ij
22)
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20	 cascade
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1transferred to the input capacitance of the next gate C i
(sampling time 62 active).
Figure 19 shows a logic diagram of the two inverters of
Fig 9. The first inverter type 0 1 J*2 ) accepts input a: # 1 clock
cycles and provides outputs at•, clock cycles. The second
i 
i 
nverter type (f2 /f 1) accepts input at 42 clock cycles and
,provides output at p l clock cycles. Consequently, two inverters
of the same type cannot be successively connected.
A NAND gate is realized by replacing 0 2 with a series
combination of transistors. A NOR gate results if a parallel
combination of transistors replaces 0 2 4P Flip-flops can be
realized using such 2 0 gates. Figure 11 shows some examples of
flip-flops realization.
Four Phase (44) Circuits
One disadvantage of 2 • MOS dynamic circuits is the
reduction of the voltage representing eah logic level during the
transfer operation through the transmission gate. This can be
overcome by using more than two clocks to control the dynamic
operation of the circuits.
Figure 12a shows four 44 inverte connected in cascade.
They are of four types and use 4 # overlapping clocks as shown in
the timing diagram of Fig 12b. With reference to the timing
diagram, C1 and C2 precharg* during the time slot 1. rsring time
slot 2. C 1
 discharges if IN • "High" or retains its charge if IN
• M LAW"_ Tn thin nama t4ma nlnt_ tho unt*ana taua7 wn P 4-
a
transferred to the input capacitance of the next inverter. The
i
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timing diagram of Fig. 12b illustrates the operation of this
dynamic circuit.
Four-phase NOR circuits are realized by replacing the
Input transistor Q 23 with transistors connected in parallel.
Four-phase flip-flops are realized using 40 logic gates in a
^anner similar to the realization of 2 0 flip-flops using 2 o
logic gates.
Maximum Frequency of Operation
If T 1 and T 2 are the worst case charging and discharging
times of the output node capacitances then
1
fmax	 K(TI+T2)	 (17)
where K is a factor that depends on the clocking scheme. For
example K=2 for the two-phase nonoverlapping clock of Fig.9
Minimum Frequency of Operation
The voltage level on a capacitance will deteriorate as
the charge in the capacitance starts to leak. Therefore the clock
frequency has to be higher than a certain minimum f min • at which
AV is the allowable deterioration in the high logic level. In a 2 0
nonoverlapping logic system
f .	 IX
min 2AV.0
where I f is the leakage current at the node and C is the node
capacitance.
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1.1.5 Complementary NOS Circuits (CMOS)
An n-channel NOS driver and a p-channel NOS as a load
comprises the basic CMOS inverter, as shown in Fig. 13a. CMOS
circuits can be fabricated using P-we11,N-well or twin-tub CNOS
technologies [ 111. Figure 13b shows a cross -section of NMOS and
PMOS devices in a P-well CMOS technology. Figure 13b also shows
i
^a the following parasitic diodes: D 1 is the substrate-source/drain
junction diode, D 2 is the well-source/drain junction diode, and
D3 jis the well substrate unction diode. The three diodes make
up a three junction thyrister (SCR) and during circuit operation
It may latch-up (SCR turns on). Techniques used to minimize this
hazardous circuit operation are presented in [12] and [13).
The CMOS Static Inverter
Figure 14 shows the transfer characteristic and the cur-
rent I as a function of the input voltage V in . The basic inverter
tl	 operation is as follows:
1. If Vin is a logic "0" (i.e. V in = V0 , VO 
"I 	 where
VTN is the threshold voltage of the n-channel transistor QN), QN
is off. If Vin	 VDD < VTP, where VTP is the threshold voltage
{	
of the p-channel transistor Q P , then O P is on. The output
{ 1 	voltage VOUT (V OUTV1) is given by
OF POOR QUALIV
-	
VOUT V
1 = VDD - VP	 (19)
t
where Vp
 is the voltage drop across Qp and is given by
Vp IPRp Ip -	 (10)
t ^ Sp [ (VDD - Vo )	 1 VTP ( 
1
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where I p
 is the current supplied by Q p
 to QN
 and to the loads.
If'the inverter is driving NOS gates, I p
 is negligible and V,a
VDD . If Ip is not negligible, then by increasing 0
P (E K')i t is
possible to achieve VP « VDD and, hence, V1 a VDD-
1
2. If VIN is a logical 0 1" (i.e. VIN = Vi' Vi > VTN then
QN
 is on. If V1 - VDD > VTp then Qp
 is off. The output voltage
Is given by
VOUT = V  = VN	
(21)
where VN is the drop across QN
 and is given by
R-	 1
VN 
a I
N % ` IN 0N(V1-VTN)	 (22)
where IN is the current sunk by QN from Q  and from the loads.
If the loads are NOS gates then I N
 is a leakage current and V N V
0 volts. However, if the loads are bipolar circuits, I N
 wold be
considerable. In this case VN
 = V  can be reduced by increasing
0N.
Since the logic levels can be made close to V DD and
ground, the logic swing V 	 is of the order of VDD . If
symmetrical devices are used, i.e. 0 N• op , then the threshold
voltage of CMOS logic gate VT is close to VDD/2. Therefore,equal
noise margins result which are a VDD/2.
The D.C. power dissipatiron is a negligible component of
the total power dissipation and is given by
pDC 
s V
DD I leakage
	 (23)
,z
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The transient parameters of interest are the charging
time, the discharging time and the delay through a CMOS inverter
The discharging time, tdis, is the time taken for the
output capacitance C OOT to discharge through ON from an output
1pgic level of Vl VDD to an output logic level of VO N D. it is
given by
V
2 (V
-VTN'
	
2	 DD T
	
tdis TN Vn	 + In^ `	 Vo	 -1	 (24)
V
- 1
: 
3	 TN
where
_ bout	 bout
TN gMN _ ON
 
(VDD'VTN)
	
(25)
The charging time, t ch , is the time taken for C
out to
charge through Op from V0 to V  and it is given by
2	 2(VDD 	 IV Otch	 TP (V )	 +^,n	 	 TP	
-1	 l2b)
DD 1	 VDD - Vl
TVTpT
where
=
bout	 bout	 (27)t	 s
P gmP
	
_S P (VDD VTP )
The delay through a CM a5 inverter T D is defined as the
delay time between the input and the output waveforms measured at
t
rthe VDD/2 points for	 a chain of CMOS	 inverters or a	 ring
oscilator. This is given by	 (141:
	
0.9 C 
out _	 1	 _
^	
TD a V— ^ —
	
s + S 
DD N 
	
VP 
	
Vin-n- (28)`	 DD 
if (VTN/VDD) < < 1 and (1VTp j /VDD) < < 1 then:
TD v
9-. ^o^ut 1 + ON
DD N	 P
which shows thAt TD is linearly proportional to (Coot/VDD)'
For VDD	 Sv, K' = 25pA /'. 2, ON- Op results in tci, = tdis =
30 nsec and TD 14.4 nsec for a COOT = 1PP and a (W/L) N
 1.
This compares favorably with the corresponding transient
performance of NMOS circuits.
Transient Power Dissioa fen
The transient power dissipation of a CMOS inverter has.tWo
components. The first results from charging and discharging the
output capacitance through the finite on-resistance of 
0  and QP.
This component is given by:
'	 (30)
pt 1 s C	
V
out 
f f
where Cout is the total output-node capacitance, V R is the logic
OF POOR QU LITTY
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(29)
swing of the gate, and f is the frequency of switching. The
second component is due to the fact that the input (and hence the
;output) voltage waveforms have :Finite rise and fall times.
Therefore current has to be supplied to the inverter circuit
during these times, resulting in a power dissipation Pte which is
given by:	 ^*
Pta	 VDD Iav	 (31)`a,
where I
	
= ly I	 VDD	 (VTN + 4 VTP , )	 tl	 t2	 l<;'^
av	 max	 VDD	 T
Imax . VDD	 and
	
t  - rise time
^P
t2 - fall time
T - 1/f
However, if t  and t 2 < < 1/f.then Pt2 < < Pt1•
Delay-Power Trade-Offs
Since the main component of power dissipation is Ptl , the
total power dissipation at the maximum frequency of operation is
given by:
z
P	 Cout 
V^	 (32)
where TD is the delay time. The delay-power product is given by:
z	 s
TD P - 05 Cout V  at . 5 Cout VDD	 (33)
This shows that the delay -power product is proportional to C,,,,t
A
VDD
33)
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1.1.6 CMOS Static Gates
Figure 15 shows a two-input NAND and a two-input NOR.
Each input requires a complementary pair. In the case of a NAND
gate the n-channel devices are connected in series while the
p-channel devices are connected in parallel. But in the case of
a iNOR gate the n-channel devices are connected in parallel while
the p-channel devices are connected in series.
The design of a CMOS logic gate follows that of an
inverter. First, an inverter is designed to meet a given do and
transient performance, and (W/L) N and (W/L) P are determined.
Then (W/L) N
 and (W/L) p of the devices of a logic gate are
determined as follows. If a CMOS m-input NAND gate is to be
designed to have the same do and transient performance as that of
the inverter, then for the same values of COOT' (W/L)P of the
NAND gate devices should beii(W/L) P
 of the inverter while (W/L)N
should be 2m (W/L) N of the inverter. On the other hand, if a CMOS
m-input NOR gate is to be designed to have the same do and
transient performance as that of the inverter, then for the same
values of COOT' (W/L)p of the NOR gates should be 2 m (W/L) P of
the inverter, while (W/L) N should be 2 (W/L) N
 of the inverter.
Tht increase in the size of the NMOS devices in the case of the
NAND gate and the increase in the size of the PMOS devices in the
case of the NOR gate allows the logic levels V  and V1
 to be the
same as that of the inverter even if the do currents are nonzero.
CMOS NAND gates are more widely used than NOR gates because a
NAND gate consume less silicon. rea than that of a NOR gate.
This is due to th e fm ct that NMOS devices occupy smaller areas
than PMOS devices.
1:1.7 CMOS Transmission Gates
As in the case of NMOS transmission gates, a CMOS
4 transmission gate acts as a switch. It consists of a
c.4mplementary pair connected in parallel. figure 16 shows such
a gate with the logical variable A as the control input. If A is
high, the gate is on and acts as a switch with an ON resistance of
RN and RP in parallel. If A is low, the gate is off and presents
a high resistance between the input and output terminals.
The advantage of using a complementary pair, rather than
a single NMOS or PMOS device to realize a transmission gate is
that the gate delay time is almost independent of the voltage
level of the input variable of the CMOS transmission gate. On
the other hand a CMOS transmission gate comsumes more area than a
single-channel transmission gate. Thus, if the area is of prime
concern, non complementary n-channel transmission gates are used.
1.1.6 CMOs Static Flip-Flops
Figure 17 shows a cross -coupled CMOS static flip-flop.
It consists of two inverters and two transmission gates. In one
of the states VA -s high,	 V 	 is :p ow, 01 and Q4 are on while Q2
and Q 3 are off.	 In the other state VA is low, VB is high, Q l and
Q4 are off while 02 and Q 3 are or.. The state of the flip-flop is
changed by using the two CMOS transmission gates connected to VA
and VH nodes as shown in Fig 17,x:,
w
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A D-type CMOS master-slave static flip-flop is shown 'in
!ig 18a. The master and the slave sections require thi presence
of a clock to latch up and store . the information. Figure 18c
shows the flip-flop timing diagram.
1.2 Noise Behavior of 908 Devices
Noise performance is a more important problem in MOB
analog circuits than in bipol:,r circuits simply because the NOS
device tends to be noisier than the bipolar device, particular-
ly at low frequencies.
The noise associated with MOB transistors can be split
Into two parts: thermal noise and 1/ff noise.	 Shot noise does
s	 not occur in the NOS device because there are not minority
carrier which must jumpt a barrier through a thermal process.
The thermal noise of the MOB transistor arises because of
the finite resistance of the channel of the transistor. The
flicker noise, or 1jf noise, arises &'rom the presenro of extra
electron energy states at the boundary between the bulk silicon
and the silicon dioxide dielectric. Because of the location of
these states in the band gap, they charge and discharge
relatively slowly, giving rise to the concentration of the
associated noise at low frequencies.
The equivalent input noise voltages can be one to two
orders of magnitude larger than in bipolar circuits. This can be
reduced by using a large gate area for the input devices 118).
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1.3 Analog MOS Integrated Circuits
i The basic do model and nomenclature used for the 140S
transistor was presented in the section "Digital MOS integrated
circuits' ( p. 1). In all the analog cells presented in this
section, the transistors operate in the saturation region.
Therefore, operation in this region is assumed for all the
results that follow (15).
1.3.1. NMOS Characteristics
Small Signal Characteristics
The change in I D to VGS
transconductance g m and is defined ass
2a. D _ a(VGS-VTI
gm - BVGS	 a VGS
is defined as the
(34a)
ID (34b)
VGS-VT
The transconductance of MOS transistors is much lower than that
of bipolar transistors. This is one of the main problems in
analog MOS design since it results in a limited voltage gain.
The small-signal model for the MOS transistor in the
saturation r-;ion is shown in Fig. 19, where C gd is the
gate-to-drain capacitance, Cgs is the gate-to-source capacitance,
Cdb is the drain-to-substrate capacitance, and C sb is the
source-to-substrate capacitance. r ds represents the nonzero slope
of the I D-VDS curves and gmb is a transconductance due to the
dependence of the threshold voltage VT on the substrate-to-source
voltage (171.	 ^.
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1.3.2 NMOS Circuits
In NMOS technology, the lack of availability of
complementary transistors and suitable resistors limits the
designer's flexibility. For example, the design of operational
amplifiers in NMOS depletion load technology is considerably more
Officult because of a lack of a complementary device.
Voltage divider- A voltage divider `s shown in Fig. 28 . At low
frequency and negligibly large ids, the device behaves like a
resistor of value 1 /gm. A draw-back of this configuration is
that the current increases rap'tily with increasing power-supply
voltages.
Current sources- The design of NMOS current sources follows from
n-p-n bipolar current sources. Figure 21 shows a curent source.
The small-signal output resistance Vo
 is equal to rds3 and can be
increased by increasing the gate length to reduce channel-length
modulation. The current 1  depends on VDD + VSS-
Inverters- A simple inverter is shown in Fig. 22
low-frequency gain of the inverter is given by
A = -012 g9
	
.1	 a	 (35a)2	 1
m;
where a 1+ - and A A 2 -V
-
 bBS F
OF is the Fermi potential and Yis given by
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Here c  is the permitivity of S i , q the electron charge,
NA the substrate impurity concentration and COX the gate oxide
capacitance per unit area.
The gain of the inverter stage can also be written as:
A - -02 fL11
L) 2	 (35b)
J
or
VGS= - V 
s
	A 	 y	 (35c)
GS 1 - VT
If the substrate effect can be neglected (a -1), then the gain
becomes purely geometry dependent as can be seen from Eq.
(35b).
Cascode Staqe - Due to the capacitance Cgd an inverter can
present a significant load to the stage driving it (Miller
effect). In order to eliminate this problem, a cascode stage can
be used, as shown in Fig. 23
	
(15).
Differential Stages [191 -
	 A differential stage is shown in Fig
24. If (W/L) 1
 = (W/L) 2 = (W/L) 3 - (W/L) 4, the differential gain
is:
gm
_	 1	 -	 (3fi)
S
Adm _a s
	
gm3	 or prOR
	
.,f
The common mode gain is
al ag
cm	2 
ras 5 qm3	(37)
Source followers - A source ;follower stage is shown in Fig
25-The gain voltage is less than unity, even with infinite
small-signal load resistance, due to the body effect [151.
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1.3.3 CMOS
The availability of complementary devices in CMOS, makes
the task of the circuit designer easier than designing with
single channel MOS devices. For example, the design approaches
to the realization of operational amplifiers in CMOS are very
s=imilar to those used in bipolar technology. So, the same basic
circuit configuration used in bipolar technology is used in CMOS
'f	 technology X161 .
Basic Building Blocks
The CMOS Inverter - The most useful form of CMOS inverter is
shown in Fig. 26. It consists of a common-source amplifier with a
current source load. m 2 and m 3 form the current source, in which
the current source current is determined by the current in the
resistor R 1 . A DC transfer characteristic is shown in Fig 27.
The condition which provides useful voltage gain is that in which
both transistors ml and m2 are in the saturated region.
The small-signal voltage gain is the transconductance of
m1 multiplied by the effective output resistance of m l and m2 in
parallel [16] and is given by:
AV =^	 u a(WIL) 1 	(38)
as we can see, higher voltage gains are achieved at low values of
drain current. However, for a sufficiently low value of I D , the
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devices e,iter the subthreshold region of operation and the
voltage gain takes on a constant value. The maximum voltage gain
depends on the geometry of the devices and it can lie in the
range of several hundred to several thousand.
Difference amplifier- a difference amplifier is shown in Fig. 28.
I and m 2 are the differential input devices m3
 and m4 are the
load (current mirror). The gain is given by:
A v = gml (r02//.ro4)
	
(39)
where 9 m = gm2 and ro is the output resistance.
Output buffers- As in the case of the bipolar circuits we would
have class A and class B operation with CMOS devices. The main
drawback of the CMOS devices is that the output resistance is
rather high. In order to reduce the output resistance of the
buffer an NPN transistor is generally used. This greatly reduces
the output resistance since the transconductance of the NPN
transistor is much larger than the source follower transistor in
the MO5 transistor version. Figure 29a and 29b show a source
follower output buffer and the improved version. Both of them
are class A output buffers.
1.4 Mos Technologies
The oxide-isolated, depletion-load NMOS technology has
I I
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developed into thendustry standard technology. On the other
5
hand there is not an industry standard CMOS technology. Although
most of the effort has been on bulk CMOS, silicon-on-sapphire
(SOS) and other silicon on insulator (90I) technologies are still
very Bauch alive despite predictions to the contrary.
i
1.A.1 Bulk CMOS
A cross aection of silicon gate Bulk CMOS in shown in
Fig. 3e. This technology is an extension of the original MOB
technology - PMOS. The MMOS device is added to the PMOS process
by placing a P-well into the N-type substrate. It is also
possible, to have a N-well to a P-type substrate resulting in the
so called N-well CMOS technology. Supporters of the 1-well
technology claim that it should become increasingly appropriate
as gate lengths are scaled below 2 microns. On the other han1,
supporters of P-well CMOS dispute the speed benefit of the N-well
version and cite reduced latch-up immunity as penalty 1281, 113).
The arguments are further complicated by the fact that both
varieties of CMOS can be constructed in dual-well versions
(Twin-Tub CMOS).
1.4.2 Twin-Tub CMOS
In scaling to finer design rules in the classic bulk CMOS
process, the doping in the n-substrate has to increase to support
voltage in the shorter channel length p-chann*1 transistors.
Since the p-tub doping has to be raised proportionately, the
n-channel transistor will suif a from excessive source/drain to
G
10,
optimized tubs and consequently a lower capacitance n-channel
transistor than the one obtained with bulk CMOS. A cross-section
of the device is shown in Fig. 31. The CMOS process is an eight
mask process that utilizes lightly doped epitaxy on an n+
i
substrate to avoid latchup. The combination of n on n epi and
careful I/O layout renders the circuits latch-up free.
The resultant device properties of this technology are
well controlled and designed to be scaled smoothly into the
Improved lithography of the future. One of its properties is the
physical symmetry (Fig. 31) which aids in the control of the
ratio of current drive per unit gate length for the two types of
transistors.
1.4.3 The Isolation Problem
7
A fundamental requirement of all integrated circuits
technologies is the electrical isolation between active
transistors. As a matter of fact, the device isolation schemes
will play a large role in limiting device switching speed and
chip power dissipation. The reduction in lateral feature sizes
will achieve higher device packing density but the parasitic
resistance and capacitance associated with the interconnects and
isolation regions will limit further improvements in the maximum
chip operating frequency.
In a typical VLSI chip the relative volume occupied by the
isolation regions is 678 while tlie .conducting regions and active
00
VLSI chips, it is the development of new isolation schemes that
will provide the greatest improvement in chip performance.
Improved device isolation approaches will reduce parasitic
capacitances and resistances associr::ed with both the active
device and the interconnect wiring. This will result in VLSI
chips having higher speed, lower power dissipation, lower
fabrication cost, increased reliability and hi gher device packing
density than present VLSI chips [21].
All bulk silicon device technologies employ P-N junctions
to provide isolation between individual transistors. In the
silicon-on-sapphire technology, the silicon between transistors
is physically removed, leaving only the insulating substrate
between devices. The SOS technology offers a definite
performance edge over equivalent bulk silicon technolgies for
lateral dimensions down to the order of 1.2 microns. For smaller
dimensions than 1.2 microns, both sapphire and silicon substrates
allow substantial capacitive coupling (via the substrate) between
adjacent conducting regions. Silicon-on- insulator is the
	
=
alternative device isolation scheme for sub micron design rules.
1.4.4 Silicon-on-Insulator(SOI) [22] [23) [241
•	 f	 -
SOI wafers are considered an ideal vehicle for CMOS very.
large-scale integrated circuits. SOI promises greater speeds and
densities than can bulk-type structures because devices can be
more tightly packed on the 4Pi,e and have lower parasitic
A
}{
capacitance. Devices are formed in individual islands of silicon
atop an insulating layer so that latchup is completely banished,
r,	 Both silicon nitride and silicon dioxide layers have been
utilized as insulating layers beneath single crystral films of f
silicon. However, silicon dioxide will be the preferred
Insulator for the new buried oxide technologies, due to its
t'	 ,intrinsically lower relative permittivity. A lower permittivity
results in lower substrate capacitive coupling.
1,4.5 N-MOS Process
The schematic cross section of an NMOS device used in the
fabrication of a 32 bit CPU chip is shown in Fig. 32. This
particular device is produced with an 8-mask silicon gate
process. This CPU chip described in [25] contains 450,000
transistors.
Another example of the NMOS process is the one reported
In [26]' in December 1980. Working with finely scaled-down
geometries and advanced processing techniques, a Bell
Laboratories team achieved a 40 ps. gate delay in a 19 stage
ring-oscillator integrated circuit based on transistors with 0.3
micrometer channel lengths.
Lately [27], it has been reported that at the Laboratoire
d'Electronique et de Technolgie de l'informatique in Grenoble,
transistors with channel lengths as small as .15 micron have been
produced. For a .25 micron the.,.Feported switching speed is 30
picoseconds.
ti
!.55,
OR IGINAL PAG" iii
OF POOR QUALITY
THERMAL
OX" P-GLASS
	 SIN	 Pt
1
n 	 P TUB
	
n TUB
e•
	 ter__ r^^r^_^_
VEPi
n • SUBSTRATE
Al
F;3 . 31 Cross- sect c VN . of twin AA CM Os 9^'^'e .
a
0 IDE
r_
s
OX IDE
- FIELD	 DIFFUSIONoxioE . j._...
FELD IMPLANT, S_p CHAIVrEL ATE
•-------'	 NPLANT WLANT CfK IDE
Pa. 32 Cross- seAl -o,n
	 of	 NMOS Jev*tce .
i
93
TUNGSTEN
m
POLY
0
N-SLICON
,.
ul x
N-channel MOS silicon gate process is one of the technologies
that are reasonably high in density and scale to submicron
dimensions without an explosion in the power per unit area
required for its operation. It is this N-MOS technology
characteristic that has made N-MOS not only as fast as bipolar
bdt the densest technology available.
1.4.6 Comparison betweeen NMOS and CMOS[281
If one chooses to compare basic gate speed using
identical design rules, the CMOS gate will switch faster than the
NMOZ gate. In addition to that, in a.n IC in the standby mode,
the NMOS circuit will statistically have half of its gates "on"
and will draw orders of magnitude more power than the CMOS IC.
Thus, the speed-power product for CMOS is better than the one for
NMOS. Furthermore, as technology brings finer-line geometries,
the control of the NMOS gate "ratio" (to increase the speed, the
ratio of the "ON" resistance of the pullup device to the pull
down device should be reduced) will get worse whereas CMOS will
be relatively less affected since it is not a "ratioed" logic.
To be fair about the comparison, one should indicate that
at maximum NMOS gate toggle rate, the CMOS gate will draw two to
four times more current than the NMOS gate (to switch faster, one
needs more current). Also the process complexity (cost) of the
CMOS process is approximately 20% greater than the NMOS process.
It is this cost factor that has made NMOS a mainstream process
with enough lead time that therenare few CMOS circuits which are
56)
w	
^.
'	 as fast as their N-channe
changing because the same
N-MOS its speed are being
exciting results because of
^- 130).
1 counterparts. However, this is
scaling principles that have given
applied to C-MOS, and with even more
its inherently lower power drain [29}
57)
VLSI densities will encourage the use of more different
tYpes of circuitry on one die. CMOS is the only technology of
creating all of the following circuits simultaneously on one die:
RAM, ROM, Logic, PROM, EPROM, EEPROM, Interface Drivers, Op AMPS,
comparators, voltage references, D/A and A/D converters, Audio
filters and so forth. In addition one could have automatic and
programmable power down on the chip.' Certainly, CMOS technology
shows great flexibility in application.
1.5 State of the Art Applications
There are many MOS circuits to be reported but we will
limit our discussion to the fastest and to applications requiring
maximum density as reported lately in the literature. Memory
technology demands have driven NMOS development. For example,
high speed memories capable of bipolar performance at low power,
high packing densities and low cost are in demand to complement
advanced logic circuits [31-33]. To meet this need, a fully
static NMOS 4K x 1 memory which achieves an adddress access time
of under 5 ns was reported at the 1983 IEEE International
Solid-State Circuits Confernvice [34). The device was fabricated
using 1 microns X-ray lithograph and the minimum transistor
lengths are 0.5 microns to 0.8 microns. The typical power
L,
E L,
58)
If
f	 `
dissipation, at a supply voltage of 4 volts is 400 mw. At the
same conference, a 4 Kb Bipolar Static ECL RAM was reported. The
device has a typical access time of 3.2 ns with a power
dissipation of 3'W. So, while the bipolar memory is faster by a
factor of less than two, it consumes eight times more power than
the NMOS device (35).
, exclusively to design of 256 K dynamic RAMs (DRAMS). This
reflects the dominant importance of the MOS memory in both the
market place and as a driver for the continued development of
advanced low defect density processes. In the realization of
high density RAM's, such as 256 K DRAM's, not only smaller cells
are necessary but one needs to provide redundancy characteristics
to improve the yield. The 256K design using the smallest die
size, reported in ISSCC 1 83, belongs to Nippon Electric Co. (44).
An unusual dynamic - RAM process - two metal wiring levels plus
double polysilicon - coupled with very aggressive 1.3 micrometer
design rules, produces a very small 52,700 mi1 2 chip. Redundancy
Is not provided, since it is estimated that the yield will be
high enough with that small chip.
A change in the value of a stored bit results in a soft
error. In DRAM technology the Soft Error Rate (SER) is one of
the critical factors related to high density. Since SER depends
on the capacity of the memory cell, poor SER results from
minimization of the die size with the use of conventional
techniques. In the design of the 256K NEC chip, the 1.3	 minimum
design rule and 160 A thick oxide have made it possible to
Q
	
produce a 10.9 x 6.1P 2 memory cell with storage capacity of over
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50 femtofarad. This capacity implies a high reliable seising and
I E
immunity to soft errors.
`	 A comparison of 256K DRAM is shown in Fig. 33.
A 64K N - well CMOS DRAM was reported in ISSCC 83 that
shows a superiority over similar NMOS devices (361. The
a.Avantages cited are in the areas of soft error protection,
design simplicty, periphery overhead reduction and performance
enhancement. These advantages will establish CMOS as the leading
technology for future DRAM development.
CMOS static RAM's show their versatility to comrete with
the involatile memories in a paper presented in ISSCC 83 (371. A
64 K CMOS static RAM with battery backup is featured as a dense
nonvolatile storage. The device access in 80 ns, much faster
than any of the electrical eraseable-PROMs to date, and of
course, stand by on very low power (15 nw for the entire 64 K
array) .
At the same conference, reported advances in gate arrays
are quite impressive. For example, a high-density 20K - Gate
CMOS gate array was presented (38). It uses 2 micron design
rules and the typical gate delay is 1.5 ns for a fanout of 3 and
a 3 mm interconnect length. This array was used in the design of
a 32b x 32b parallel multiplier resulting in a multiplying speed
of 150 ns. with a 300 nw power dissipation at a 5MHz clock rate.
Gate arrays are very attractive to the system designer mainly
because of the quick turn-around time. As the arrays grow toward
10,000 gates and beyond systemydesigners will find gate arrays
60)
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more attractive if they have memmory as well. Such a feature is
Included in a 2 ns. CMOS gate array (39). It has 4,268 gates and
a-2 0 304-bit configurable meincry developed by employing a 1.5
micron design rule. The configurable memory can realize many
kinds of memory configurations in regard to word depth and bit
width by changing the metalization pattern. A control processor
for a small computer system was designed as a functional gate
array processor (39).
Among the latest circuits for digital communications
reported in the literature, there is a 500 MHz Phase Locked Loop
NMOS and a NMOS preamplifier for optical fiber receivers. The
PLL chip has a NMOS prescaler operating at more than 750 MHz
(40). The Phase Locked Loop chip contains approximately 3000
transistors in a 1.35 x 1.95 mm 2
 area. The effective channel
length is 1.5 micron and the gate oxide thickness is 470 A. It
consumes 150 nw at VDD - 5v. In TV synthesizer tuning systems,
the PLL LSI receives the VHF/CATV local oscillator signals
directly.
A single-chip NMOS preamplifier for optical receivers was
reported in (41). The amplifier was made with a fineline
enhancement/depletion NMOS process resulting in an effective
channel length of 0.5 micron. Open loop measurements indicate an
average open loop voltage gain of 180 with the single pole
rolloff at 170 MHz. The device was tested in a 90 Mb system and
optical sensitivity is -37 dBm. These chip receivers are 17 db
better at 44.7 Mb than earlier single-chip receivers but the
I U
	
results are 3 dB worse than disa.rete Ga As/bipolar amplifiers
61)
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(42) (43). This poorer-than-expected noise performance may be
due to yet unknown noise sources present in short-channel MOSFET
devices.
62)
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2.0 Ga As Integrated Circuit&
A Viable Technology for High Speed IC's: Ga As,
The Gallium Arsenide (Ga As) compound semiconductor has
been used for a long time in the design of microwave circuits
such as PET oscillators and low noise amplifiers. More recently,
f1 its superior electronic properties have made it of great interest
for ultrahigh-speed logic applications. There are two main
reasons for using Ga As rather than silicon in high speed
Integrated circuits.
1. Ga As electron mobilities are about 6 times higher
than those for correspondingly doped bulk silicon.
2. Ga As has semi-insulating properties which reduces
parasitic capacitances and allows higher switching speeds.
In order to achieve ultrahigh -speed VLSI, high device
transconductance is needed at control voltages only small logic
swings above threshold (45), (46). The transconductance gm for a
PET structure is given by
9m s a Lg 
(Vgs- Vth )
	 (40)
where E is the di^Jlectric constant of the semiconductor in a
meta l-semicondt,;tor PET (MESFET) , U the electron mobility
(n-channel), a distance between gate aad the channel, W the width
of the channel, L  the gate length, Vgs gate-source voltage, and
Vth is the threshold voltage.
Clearly, to maximize thjP transconductance, one could
. _ ;
r..
	
	 64) 1
reduce the gate length to shorter and shorter values.
Unfortunately taking this course alone places unreasonable
pressures on the require id lithographic precision and will
ultimately prove disastrous to yield. However, one could obtain
an equivalent improvement by going to a semiconductor with a
higher channel mobility
i
,2.1 Ga As Digital Circuits
Figure 34 shows a cross-sectional diagram of a typical
planar ion-implanted Metal-Semiconductor PET (MESFET) fabricated
by localized implantation into a semi insulating Ga As substrate.
The Schottky barrier gate field effect transistor (MESFET) is the
main active device used in Ga As IC's.
A number of basic circuit designs for logic structures
have been realized in Ga As technology. Basic circuits have been
demonstrated utilizing normally OFF FET's (Enhancement-Mode) in
conjuntion with resistor or depletion loads and Schottky-barrier
level shifting diodes. Buffered PET logic (BFL) (471 and
Schottky ,Diode PET Logic (SDFL) (481 gate circuit approaches have
been extensively employed for depletion-mode Ga As SC's. A
number of circuit approaches for single supply
Enhancement-Depletion mode E-D MESFET logic have been proposed
and analyzed (49). The most promising of these circuits at this
time is the 3-input NOR gate. This uses source follower logic to
obtain the positive OR function, with single diode level shifting
and resistor nulldown to drive the output inverter PET.
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2.2 Technology
There are several fabrication approaches which are
currently in use as processing techniques in the Ga As
technology. Mesa-Implanted depletion-mode D-MESFET, for
instance, is a simple, well developed technology, [47], however,
its application is restricted to circuits in which only a single
type of device needs to be optimized. Enhancement mode Ga As
E-MESFET devices have also been fabricated on eptaxial layers and
Isolated by mesa etching (see Fig. 35).
Planar fabrication methods similar in concept and
appearance to well established silicon IC approaches have been
developed. The planar approach employs selective implantation to
localize active devices in the semi-insulating Ga As substrate.
Planar Implanted enhancement-mode E-JFET fabrication technology
[58], [51] uses a junction PET to provide direct-coupled PET
logic (DCFL) circuits with resistor loads. Planar Implanted
D-MESFET circuits (see Fig. 36) are fabricated as in the planar
E-JFET approach by using multiple localized ions implant directly
into semi-insulating Ga As substrates (52]. In this way,
individual devices can be optimized by using different implants,
and the unimplanted Ga As substrate directly provides isolation
between devices.
Direct writing electron-beam lithography (EBL), (53]. has
been utilized as an alternative to projection optical lithography
when submicrometer gate lengths are required in Ga As IC's. One
of the advantages of direct-wri-Le EBL is the ability to rapidly
:s
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modify circuit and device design to optimize circuit performance.
68)
The writing rate of all but the most exotic EBL systems is,
however, much too slow to be considered for LSI or VLSI circuit
fabrication on large substrates at this time.
,i	
2.3 AAepl ications
i
The commercial application of Ga As IC's is now evolving.
The short gate propagation delays and rapid risetimes of Ga As
gates make them attractive to designers of high throughput, high
clock rate digital signal processors. Ga As digital IC's appear
well suited to applications in very high speed instruments, from
basic building block components like samplers, counters, and
demutiplexers to sophisticated signal acquisition and processing
circuits for use in A/D conversion, frequency synthesis, and Gb
data link operation. Today, strong development programs exist in
Europe and Japan, and applications of Ga As logic into systems
are anticipated soon. The Ga As technology drive is somewhat
weaker in the U.S.A., with only a handful of US companies
anouncing plans to enter the commercial market, while the
majority are developing capabilities to satisfy in-house
requirements for mi,itary equipment. In contrast, the Japanese
Government has identified Ga As IC technology as the best
approach for implementing fifth generation, high speed computers
(541.
An example of an LSI circuit is a multiplier consisting
of NOR gate full adders and half adders in a regular array, which
forms the binary product of tjvo _8 bit input words. This 8 x 8
L ill
69)
i multiplier, which also contains D-type flip-flop, latches every
Input and output bit,	 required over	 1000 NOR gates.	 The
- performance observed corresponds to a propagation delay of 150'
E
dissipation	 2mWps%gate at a full power 	 of about	 /gate.	 At this
F speed, a full 16 bit product would be available every 5.25 ns
[55) .
An	 active	 11.5 GHz frequency translator has been
developed using four dual-gate Ga As FETs which achieves carrier
and spurious sideband su	 ppresion of more than	 20	 d8	 for
translation frequency of up to 1 MHz. 	 The circuit can also be
used as a high speed APSK modulator with a phase transition time
of approximately one nanosecond [561..
Improvements continue to be made in the monolithic
j
t;	 microwave IC's. A 60 GHz Ga As FET amplifier, for instance, has
recently been designed. The amplifier was tested beyond 60 GHz,
to the limits of the fixture it was in. The extrapolation and
modeling carried out indicates it will reach about 94 GHz before
"a	the gain drops to zero (57).
Using Self-Aligned FET technology, a 1 kb static RAM has
been developed, [58], with a resultant access time at 2.0 ns.
The speed up is accomplished by the precise control of threshold
voltages for the E and D-type self-aligned epitaxial (SAINT)
FETs. Gate length and power dissipation are of the order of 0.95
and 459mW respectively.
R
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3.e Designing a VLSI Chip
Designing a VLSI circuit is complex. A factor that makes
VLSI design difficult is caused by the ever-increasing ability of
technologists to integrate more components in a single integrated
i
circuit. The maximum number of components in a chip has on
, average doubled annually for almost two decades. Yet although
several more orders of magnitude in complexity are possible
before reaching fundamental physical limitations, there is little
point in moving to a higher level of complexity when current
capabilities are not being used to their full effect. For
example, present circuits, with the exception of memories and
other very regular circuits, contain a significantly smaller
number of components. This has been caused by the increased
difficulty of designing such complex circuits ( 591, (50), (61).
The exponential growth of IC complexity has had a
dramatic impact on the time needed to design a circuit. Today
most complex chips are still being designed with the same basic
method used over 20 years ago. So the time '.,as increased from a
few weeks for small -scale IC's (SSI) to tens of man-years for
large-scale circuits. After the block diagrams, logic diagrams,
schematics, layouts, and of course endless checking, millions of
dollars have been invested in a complex IC. So, it is not
surprising that the industry must sell vast quantities to recoup
Its design investment.
It is shown in (621 that !Ahe automation of the old design
k
71)
techniques is not the optimum solution. An alternative method
used for dealing with complexity is hierarchical design. As a
matter of fact, it has been used in the design of software with
great success. However, the introduction of structured design
methods is not a simple matter. It requires a change of attitude
to design, calls for new concepts to support hierarchical design,
i
and a new generation of Computer Aided Design (CAD) tools. But
this design methodology will enable us to go on designing
Increasingly complex circuits.
The main building blocks in a VLSI design in order of
complexity could be the following (631:
1. Devices (N-MOS transistors, CMOS transistors, etc)
2. Logic Gates (Inverters, Nand, Nor, etc)
3. Signal Flow Blocks (shift registers, etc)
4. Large Logic Arrays (PLA's, etc)
r-°
4	 5. Interface Circuitry (To connect Data Bus to System Bus,
etc)
6. Data and System Buses (To define signal flow and
regularize wiring)
7. Complete Fuction Blocks (RAM's, ROM's, etc)
With these modules, extending from simple devices to whole
function blocks one could undertake a regular, structured VLSI
design.
r.
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4.0 Lithography
Lithography may be defined simply as the transfer of a
pattern from a template (mask) to a substrate (64). The transfer
a
	 process is considered the pacing feature in the evolution of
Integrated circuits; and a single lithographic design rule
i
(smallest feature size) is often used as an indicato-- of the
sophistication of the whole process.
The "lithographic" process could be broken down into the
following parts:
!
	
	 1. Mask template fabrication (omitted for e.beam
lithography)
2. Exposure and development of a radiation sensitive
Li
resist layer (typically a polymer)
3. Transfer of a pattern to an underlying layer
fl,	 4. Removal of the resist layer.
r
^-= To pattern a polymeric resist layer (Step : 2), one uses
one of the following exposure techniques: ultraviolet, deep
ultraviolet, X-ray, electrons beams, and ion beams.
Optical lithography will probably reach its limits at .75 microns
3
(stepper machines and deep UV). Below this dimension it is not
possible to predict what technology will be the dominant one.
Before 1981, it seemed that E-beam would become the dominant
technology of the late 80 ' s but 'a :new X-ray system was reported
Ua	 ^.	 iE
73)
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In 1981. This system [651 was reported as having a potentially
higher production throughput than E-beam systems as well as the
ability to make the smallest MOS transistors ever reported.
There are a number of techniques available within this technology
[66-6811
Contact Printing - It has been the traditional exposure technique
with the shadow mask pressed intimately against the photo resist
covered wafer. However, the intimate contact produces defects in
mask and wafer; so the mask must be discarded after a short
period of time.
Proximity Printing - There is no contact between mask and wafer
and therefore no yield degradation. On the other Nand resolution
is not as good as with hard contact printing.
Proiec_t,ion Printing - Reflective optics are used; mask and
substrae have same dimensions. The alignment is performed
globally over the whole wafer.
Optical Stomper - The stepper approach represents a s',.-nificant
improvement in resolution and alignment precision over the other
optical techniques. In this technique a field consisting of one
or more die (rather than the whole wafer) is exposed at a time
followed by a stage to new alignment site, a realignment,
exposure, etc. Of course the throughput goes down and the
machines are more expensive as well..
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are longer by an amount as shown in Fig. 37 at the edge of the
wafer (71-72). This technology is an offshoot of the X-ray
approach where approximately 200 Kev protons are substituted for
X-rays. Since the resist is considerabler more sensitive to
F1 protons than electrons, the throughput of such a system can be
considerably enhanced (73).
Characteristics of Lithography Technologies - A summary
comparison of the alternative technologies is listed in Fig. 38
164).
5.8 Conclusions
This report summarized the various technologies and their
applications to VLSI. The fabrication of communication systems
using VLSI was discussed and an elaborate set of references
are presented.
VLSI has a major problem which is power dissipation. This
problem affects speed of operation. Today one finds many digital
applications for VLSI. However, microwave amplifiers, receivers,
modems, coders, multiplexes, etc. are also being developed.
It is our opinion that in the near future the engineer
will sit at his terminal, design his system using some VLSI
language, transmit the design to a fabrication house and receive
back the VLSI chip within 1 month.
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